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ABSimCT
This thesis presents the logic design and implementation of inter-
[3,4,5]
facing a Rojral Precision Corporation IOP-30 computer with a Digital
[6]
Bqnlpment Corporation PDP-8/S computer.
The function of the interface is to facilitate the transfer of data 
between the core maaory of the PDP-8/S computer and the magnetic drum 
memory of the LCP-30 computer. It operates under progpram control of the 
FDP-8/S and has numerous features such as data transfer error-detectlon 
circuitry and single instruction operation.
The interface consists of Interconnecting cables, a device named 
the Interface (abbreviated I/F), and supplementary circuitry to the IGP- 
30. Since the LQP-30 is not designed to interface with external equip­
ment (aside from its own Flexowriter), it was necessary to modify and 
add to its circuitry. In addition, the normal operation of the LGP-50 
was preserved. The PDP-8/S, on the other hand, is designed to interface 
readily with a broad variety of external equipment and no changes to it 
were required.
iii
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CHAPTER I 
INTRODUCTION
1.1 The Problem
In January 1967, a smll scale general-purpose Digital Equipment
[6]
Corporation PDP-8/S computer was purchased by the Electrical Engineer­
ing department of the University of Windsor. The cor^uter was ordered in 
its most basic configuration and was characterized by a standard 4096 
word core memory and a teletype with perforated tape equipment.
Once familiar with the system, it soon became apparent that addi- 
tiotffl.1 i/o and memory facilities would enhance the system enormously. 
I/O operations often exceeding an hour could be anticipated for rela­
tively simple programs as a result of the slow perforated tape equip­
ment. In addition, the relatively small memory of the computer elimina­
ted the possibility of implementing programs beyond a certain size.
1.2 The Solution
After careful consideration, the solution that appeared most favor-
[3,4,5]
able was to interface an LGP-50 cmputer to the PDP-8/S and, at a later 
date, add a DEC high speed perforated tape reader to the system. See 
figure 1.1.
The interfacing of the LGP-30 cmputer to the PDP-8/S was chosen 
over other alternatives mainly for economic reasons. An old, rarely used
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
Bussed Interconnections
*High Speed Reader
Teletype
PDP-8/S
mP-50
Figure 1.1 Proposed PDP-8/S l/O System
LGP-50 computer, owned by the University, was available at no cost for 
just such a project.
The LGP-50 is characterized by a magnetic drum memory and vacuum 
tube circuitry. With portions of the program library of the PDP-8/S 
stored on the drum, the repetitious slow speed read-in of its programs 
could be eliminated. Larger programs or programs requiring large amounts 
of relatively fast memory could now be implemented. All new tapes would 
eventually be loaded using the high speed reader,
1.5 Gwputer Characteristics
As an introduction to the next two chapters, the major character­
istics of the PDP-8/S and the LGP-50 computers are presented in Table
1.1 for convenient comparison.
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Characteristic PDP-8/S LGP-50
Year marketed 1965 1956
Generation II I
Circuitry Solid state Vacuum tube
Size (approx.) 10“ X 19" X 28" 5^ " X 26" X
Internal bit transfer Serial Serial
Memory Magnetic core Magnetic drum
Read/write time 8 usee 230 usee
Access time Not applicable 0 to 15 msec
Maaory size (words) %096 1*096
Word size (bits) 12 52
Instruction addresses One One
Input/Output facility Teletype with slow 
speed perforated tape 
equipment and a high 
sï^ed perforated tape 
reader added later.
Typewriter with slow 
speed perforated tape 
equipment.
Special features Interfaceable without 
modification.
None
Logie levels (volts) 0 and -5 0 and -20
Ifeble 1.1 EDP-8/S and LGP-50 Gcsapiter Ghaxaeterlstics
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CHAPTER II
THE PDP-8/S
2.1 General Description
Digital Equipment Corporation's Programmed Data Processor-8/Serial 
(PDP-8/s) is a small scale general-purpose ccmqouter. The PDP-8/S is a 
one-address, fixed word length, serial computer using a word length of 
12-bits plus parity and two's complement arithmetic. Cycle time of the 
k096-word random address magnetic core memory is 8 microseconds.
2.2 Input/Output Facilities
Since the processing power of a computer depends largely upon the 
range and number of peripheral devices that can be connected to it, the 
PDP-8/S has been designed to interface readily with a broad variety of 
external equipment. The cmputer can accept various standard devices 
such as teletypes, a high speed reader, and a high speed punch or, other 
types of instruments or hardware devices that have an appropriate inter­
face. Interfacing of any devices to the coi#uter system requires no mo­
difications to the processor and can be achieved in the field.
2.3 Programmed Data Transfers
Control of some kind is needed to determine when information ex­
change is to take place between the computer and perpheral equipment and 
to indicate the loeation(s) in the computer memory, which will accept or
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
yield the data. The ccmiputer program can exercise this control and 
transfers of this type are called programmed data transfers.
Programmed data transfers take advantage of control elements built 
into the cot^ uter. The EDP-8/S is a parallel-transfer machine that dis­
tributes and collects data in twelve bit bytes. All programmed data 
transfers take place through the accumulator, the 12-bit arithmetic 
register of the computer. The ccmiputer program controls the loading of 
infomation into the accumulator (AC) for an output transfer, and for 
storing information in core memory from the AC for an input transfer. 
Output information in the AC is power amplified and supplied to the 
interface connectors for bussed connection to many peripheral devices. 
Then the program-selected device can sample these signal lines to 
strobe AC information into a control or information register. Input 
data arrives at the AC as pulses received at the Interface connectors 
from bussed outputs of many devices. Gating circuits of the program- 
selected device produce these pulses. Commemd pulses generated by the 
device flow to the input/output skip facility (lOS) to sangle the con­
dition of I/o device flags. The IQS allows branching of the program 
based upon the condition or availability of peripheral equipment, 
effectively making programmed decisions to continue the current program 
or jump to another pert of the program, such as a subroutine that ser­
vices an i/o device.
The bussed system of input/output data transfers inposes the fol­
lowing requirements on peripheral equipment;
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
(a) The ability of each device to sample the select code generated by 
the Computer during input-output transfer (lOT) instructions and, 
when selected, to be capable of producing sequential lOT command 
pulses in accordance with computer-generated input-output pro­
grammed (lOP) pulses. Circuits which perform these functions in 
the peripheral device are called the device selector (DS). The lOP 
pulses are gated in the DS of the program-selected device to pro­
duce lOT pulses.
(b) Each device receiving output data from the ccanputer must contain 
gating circuits at the input of a receiving register capable of 
strobing the AC signal information into the register when trigger­
ed by a command pulse from the DS,
(c) Each device which supplies input data to the computer must contain 
gating circuits at the output of the transmitting register capable 
of sampling the information in the output register and supplying a 
pulse to the computer input bus when triggered by a command pulse 
from the DS.
(d) Each device should contain a busy/done flag (flip-flop) and gating 
circuits which can pulse the computer input/output skip bus upon 
command from the DS when the flag Is set in the binary "1" state 
to indicate that the device is ready to transfer another byte of 
Information.
Figure 2.1 shows the information flovr within the computer which 
effects a programmed data transfer with input/output equipment. All 
instructions stored in core memory as a program sequence are read into 
the memory buffer register (MB) for execution. The transfer of the oper-
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
Bits
0-2
lOT
Instruction
Bits
9-11 lOP Pulses
Bits 3-8Bits 3-8
Input Data
Skip
INSTRUCTION
REGISTER
(IR)
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DECODER
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MEMORY
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BUFFER
REGISTER
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PROGRAM Interrupt
INTERRUPT Request
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(El)
Connections 
To i/o Device
J
Figure 2.1 PDP-8/S Programmed Data-Transfer Interface
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8Operation Device lOP Generator
Code Selection Code Control
vL A
r Y Y  ^
1 1 
6
1 1
1 1 
3
1 1
2
1 1
1 1 
X
1 1
0 1 2 3 4 3 6 7 8 9 10 11
Figure 2.2 Typical lOT Instruction Decoding
■38 usee
8 usee 
Memory 
Cycle
10 usee 
Fetch 
Cycle
10 usee 
Execute 
C^cle
10 usee 
End 
Cycle
usee usee
lOP 1 Generated if hit 11 present
Generated if bit 10 presentlOP 2
lOP % Generated if bit 9 present
kOO nsee
Figure 2,5 PDP-8/S lOT Instruction Timing
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ation code in the three most significant hits (hits 0, 1, and 2) of the 
instruction into the instruction register (IR) takes place and is de­
coded to produce appropriate control signals. The computer, upon recog­
nition of the operation code as an lOT instruction, enters a standard 58 
usee coi^uter cycle and enables the lOP generator to produce time se­
quenced TOP pulses as determined by the three last significant bits of 
the instruction (bits S, 10, and 11 in the MB). These lOP pulses and the 
buffered output of the select code from bits 5-8 of the instruction word 
in the MB are bussed to device selectors in all peripheral equipment. 
Figure 2.2 shows the decoding of an lOT' instruction, and Figure 2.5 
illustrates PDP-8/S lOT instruction timing.
2.4 Timing and lOP Generator
When the IB decoder detects an operation code of 6, it identifies 
an lOT instruction and initiates operation of the lOP generator. The 
logic circuit of the lOP generator is shown in Figure 2.4 and is made up 
of three similar channels each consisting of a gated output single-shot. 
Refer to Appendix A for interpretation and operation of the logic sym­
bols used in the figure.
Operation of the first channel is triggered by BTC (Bit Time Zero)
of WTX (Word Time Execute) and operation of the other two channels is 
triggered by delaying the trigger input of the previous channel. Series 
connection of the delays produces sequential operation of the three 
channels.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
10
HOO nsee
MB Bit 11—BTG — TOP 1
WSX
nsee
MB Bit 10
lOP 2
nsee
MB Bit 9— IÔP h
1 msec
Figure 2.4 PDP-8/8 TOP Generator Logic
The gated single-shot of each channel saa#les the content of one 
bit of the instruction when its triggering pulse occurs. If the sampled 
bit contains a binary 1, the single-shot generates an IOP pulse which is 
available at the Interface connector as a Digital standard 400 nsee 
pulse. This configuration allows each lOP pulse to be individually pro­
grammed, permits a sequence of up to three events to occur within each 
instruction, and provides 1 usee between events for normal device cir­
cuit set-up times. The instruction bit that enables or disables genera­
tion of each lOP pulse, the corresponding number of the lOT pulse pro­
duced in the DS from the lOP pulse, and the event time for each I OP 
pulse is:
Instruction
Bit
lOP
Pulse
ICT
Pulse
Event
Time
11 lOP 1 lOT 1 1
10 lOP 2 lOT 2 2
9 lop 4 lOT 4 3
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CHAPTER III 
THE LQP-30
3.1 General Description
The LGP-30 is a general-purpose electronic digital computer about 
the size of an average desk. First marketed about 1956, the LGP-30 is a 
typical first generation computer; that Is, one possessing vacuum tube 
circuitry. It is a one-address, fixed word length, serial computer using 
a rotating drum coated with a magnetic mterlal as its memory.
3.2 Word Structure
The LGP-30 word contains 30 binary bits plus a sign bit and spacer 
bit. The 30 binary bits and sign position may be recorded as "0" or "1" 
on the magnetic drum. The spacer bit is used to separate adjacent words 
on the drum and is always recorded as ”0".
t---------------------Data------------------- - I^%acer
Data Word
Sign-^ — Order — Track—►--Sector-► f— Spacer
Instruction Word
Figure 3.1 LGP-50 Word Structure
11
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A word may be used to store data or an instruction as shown in fig­
ure 3.1. Negative numbers are represented as a two's complement.
3.3 Drum Memory
The IGP-30 memory of 4096 words is arranged on the drum on 64 
tracks each track containing 64 sectors. A track is defined as the path 
traced by the periphery of the drum passing beneath a read/write head. 
Sixty-four of these read/write heads disposed longitudinally along the 
drum provide the 64 tracks.
Information is stored on the drum in a serial-bit serial-character 
fashion a word at a time. The position which one word occupies within a 
track is called a sector. Maximum access time of a sector is 15 milli­
seconds since the drum rotates at 4000 rpm. Read/write time is approx­
imately 7 microseconds per bit or 230 microseconds per word.
3.4 Addressing System
The 4096 words of the LGP-30 are addressed in terms of track and 
sector. Bach track is addressed 00 through 63 and each sector is add­
ressed 00 through 63. There is no break in continuity of addresses from 
one sector to the next or from one track to the next. Consecutive add­
resses are then labeled 0000, 0001, 0002,.....OO63, 0100, 0101,....6363
where the first two digits represent the track address and the last two, 
the sector address. Random access to any one of the 4096 word locations 
is possible.
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3.3 Timing Tracks
The organization of each drum revolution into words and parts of 
words is accomplished by three permanently recorded timing tracks SI, 
82, and 85. During each word time the logical combination of the signals 
from these tracks serves to identify the particular sector on the drum
(1 out of 64), the sign, order and address digit time of each word. In 
addition, a permanently recorded clock track provides timing pulses 
identifying the bit time of the computer.
A typical word period for each track is shown in figure 5.2. An up 
level identifies the periods during which the output from the playback 
and shaping circuits associated with each track are true. The "x" indi­
cates a variable output corresponding to the binary number identifying 
the sector.
•------------ One Word Period---------------- *
Clock I I I I I I I I I I I I I I I I I I I M  I I I I I I
8 1 1x1x1x1
82 (Addr Ckte)
n |X|X|X|X|X|X| Ix ix ix ix ix ix l n
S3.
In
Sign Bit G a t e _ n
Sector Gate___
Track Gate____
Order Gate
-Time-
Figure 3.2 Typical LGP-30 Word Period Timing
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SI carries the 6 digit sector address; 82 marks address digit time 
(Addr Gate); S2*S3 marks sector address digit time (Sector Gate); 82-83 
ramrks track address digit time (Track Gate); 81-82-83 marks order digit 
time (Order Gate); 81-83 mirks sign digit time (Sign Bit Gate) and is 
often referred to by t3 in the logical equations.
3.6 Recirculating Registers
The IÆBP-30 has three recirculating registers. Each register is a 
one word delay line consisting of a track on the drum, a write head, and 
a read head following it (in the sense of drum rotation). The write head 
is used as the input; the read head is the output. The time interval
between the writing of a digit and its availability from the read head 
(after amplification and reshaping) is one word time. Information read 
by the read head is sent back to the write head and is continuously re­
written on the drum (recirculated). Provision is made for the modifica­
tion of the contents of these registers.
The three LGP-30 recirculating registers and their function are:
(1) The Control Counter Register - holds the address of the next in­
struction to be executed.
(2) The Instruction Register - holds the instruction being executed.
(3) The Accumulator - retains the number resulting from the execution 
of the last arithmetic operation or fhcm certain logical «derations.
The letters C, R, and A respectively, are used when referring to 
these registers.
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3.7 Phase Ommter
The computing cycle of the LGP-30 is divided into four phases by a 
Phase Counter. The four pimses and their function are:
01 - search for the next instruction to be executed.
02 - transfer the instruction from memory to the R register.
03 - search for the instruction operand.
04 - execute the instruction.
Phases 1 to 4 occur cyclically in the order listed and each phase 
change occurs at the end of a word period. 01 and 03 each require one or 
more word periods for completion; 02 and 04 each require one word period 
for all instructions with the exception timt 04 is extended (B04) for 
multiply and divide operations.
The four phases of each computing cycle are distinguished by the 
Phase Counter's three flip-flops F, G, and 1. Except for E04, the H 
flip-flop is always off.
01 * F-G-i (5-la)
02 « p.Q.H (3-lb)
03 = F-G-I (3-lc)
04 « F-G-I (3-ld)
E04 = H (3-le)
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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3.8 The Q Register
The Q register is made up frcm four flip-flops: Ql, Qg, Q3, and 
q4. The function of the register is to hold the current IGP-30 command 
during 04 while it is being executed so that the logic circuits required 
to perform the instruction can be activated. The recirculating R reg­
ister cannot be used for this purpose as its command is available only 
at Order Gate time and is serial in nature. During 05> the R register 
command is shifted into the Q register.
3.9 Blocked State
When the LGP-50 executes a stop or input command, or on the occur­
rence of an overflow after an add, subtract, or divide instruction, the 
continuation of computation is inhibited in 01. The ccmiputer is said to 
enter a blocked or stopped state and remains in this state until a com­
puter start signal occurs. The normal continuation into 02 is inhibited 
by blocking the setting on of the Q flip-flc# of the Phase Counter. 
Flip-flop gg of the Q register, operating as a time-shared device, is 
used for this purpose. Noting that the circumstances calling for the 
setting of a flip-flop on or off is denoted by a prime ('), the Boolean
[3]
equation describing this operation is:
G’ - 0l-t3 K-Q2 + (5-2)
where the + sign following the equation indicates that this is not the 
complete equation but only that part which performs the function des-
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
IT
crib eel. If Q2 is off in 01, 0 cannot be set on and 01 is continaed in­
definitely in the blocked state. K, the sector address comparison flip- 
flop, determines when the search operation of 01 or 05 is successful and 
allows Q to be set on accordingly.
Operating Qg as a time-shared device has its complications. At the 
end of 04, Qg must be turned on for all instructions in which it is off 
for which a continued eoi^uting state is desired, and conversely, it 
must be turned off for all instructions in which it is on for which a 
blocked state is desired. If this were not the case, the computer would 
keep running when it is supposed to stop and vice-versa.
The order code for a stop command is Ql-Qg*Q3-^ and for an input 
command is Ql*Qg*Q3-^. It therefore follows that Q2 must be turned on 
for all commands except stop and must be turned off for the input com­
mand. The equations describing these operations are:
02’ » 04-t3-^-(^ + 0  + Q4 + )+ (3-5a)
0 ’ = 04-t3-Ql Q2-Q5-# + (3-3b)
5.10 Incrementing of the C Register
During 02, the C register (containing the address of the instruc­
tion just found in 01) is augmented by one in preparation for the next 
01. The flip-flop K is used as the cm@)lement control to augment C 
and the addition is gated by 82 (Addr Gate). K is set on at the begin-
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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laing of <fÊ. aaà is set off whenever the digit zero ocenrs in the address
held in the C register.
C  = F'G'â'82 (K C + K-C) +
» 02-(Addr Gate) (K C + K-C) + ()-k)
K' = G Ë 82 C +
= (02 + 0k).(Addr Gate)-G + (3-5)
Since the K flip-flop is not nsed taring 0H, F has been omitted
from equation (3-5) to simplify the expression. It is interesting to 
note that the K flip-flop is a time-shared device since it is used as 
described above during jfe and is also used as the sector address compar­
ison flip-flop during 01 and 03 as mentioned in section 3.9.
3.11 Input/Output Operation
A Flexowriter (an electric typewriter with integral paper tape 
punch and reader) is the input/output device of the LGP-30. Coded elec­
trical signals resulting from paper tape being read or a character on 
the keyboard being depressed, are transmitted to the computer as input 
information. Output information frem the computer is transmitted to the 
Flexowriter to initiate the printing of characters, to actuate the con­
trols of the print mechanism (upper case, lower case, carriage return, 
etc.), or to start the paper tape reader.
A print command must be executed to output infonmtion from the 
cor^ter. The cmputer does not wait for the print command to be com­
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pleted (by entering a blocked state) but proceeds in a normal fashion to 
execute the next sequential instruction. Another print command must 
never be given until the preceding one has been completed otherwise am­
biguous operation will result. To get around this problem, a stop in­
struction is often programmed following a print ccsnmand causing the com­
puter to enter a blocked state until restarted by the Flexowriter. The 
Flexowriter always emits a start pulse following completion of a print 
order (providing its Connect switch is On).
To input information into the computer, an input command must be 
executed. Immediately preceeding the input command, a print order speci­
fying a start read function must be executed. This either starts the 
paper tape reader into motion or activates the keyboard according to 
whether the Manual Input switch on the Flexowriter is up or down.
From section 5.9 it may be recalled that when the computer is asked 
to execute an input command, a blocked state 01 is entered. As each 
character is read (either from paper tape or the keyboard), a signal is 
generated by the Flexowriter causing the computer to momentarily leave 
the blocked state and shift the character into the accumulator. When the 
desired number of characters have been entered, a start pulse is gener­
ated causing the computer to terminate the input operation and continue 
with the next sequential instruction. When the information is being read 
from paper tape, the start pulse is generated by reading a conditional 
stop code in the tape; when the information is being entered manually, 
the start pulse must be generated manually by depressing the Start Com­
pute switch on the Flexowriter.
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5.IS Start Signal Operation
To effect a release frcm the blocked state, the signal bs* sets 
02 on:
02' s* 01-bs* + (5-6)
01 is included to prevent the signal from affecting the setting of Q2 
except during 01.
The signal bs* is a pulse derived from the operation of the LOP- 
30's Start switch or the Flexowriter's start signal relay. (The Flexo­
writer must have its Connect switch in the On position.) Whenever either 
is operated, a Start Signal “bs” is generated. See figure 5.5. bs, the 
inverse of bs, is fed through a special differentiating network pro­
ducing the bs* signal. It is in^ortant to note that Q2 will be turn­
ed on only after the switch or relay has been released and not while 
either is being operated.
bs_____ T
bs L
bs*______
Figure 5*5 LOP-50 Start Signal Timing
5.15 The Bring and Hold Order
The order code for the Bring instruction is Ql'Q2'Q5'Q% and the 
instruction states: replace the contents of the accumulator with the
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contents of memory location m. (m refers to the memory location speci­
fied by the address portion of the instruction. ) At the beginning of 0k, 
the recirculation of the A register is to be inhibited and “V", the 
digit readout from the memory, is to be substituted in the record term:
A' = 0%"(Ql'Q2'Q3'Qk)'V + (3-7)
The order code for the Hold instruction is Q1*Q2*Q5*^ and the 
instructicm states: store the contents of the accumulator in m, retain­
ing the number in the accumulator. The ccmtplete equation for recording 
into memory is:
V’ = e-Ql+-(K.C + K-C) + A-(Q1 + Q&) + L (3-8)
. (01-04 + K-C + K-C)'(A + Ql.Qt)-L (5-9)
The inverted form as given in equation (3-8) was used rather than the 
uncomplemented equivalent form as given in equation (5-9) since it was 
logically simpler to implement.
For the Hold order the term Ql-^ is always false and its comple­
ment Ql-Qlf is always true. Substitution into equation (5-9) yields:
V  = A-L (for the Hold order) (3-10)
L is included to force the recording of a zero In the spacer bit. 
The L flip-flop is turned off at the end of each word time and is 
turned on after the first digit time of for the Hold order.
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CEAPTEK IV
THE INTERFACE
U.l Design Specifications
Preceeding the design of the interface, a number of specifications 
proposing the general operating characteristics of the system were form­
ed. The system was designed to operate in accordance with the following:
(1) All data transfers between the two computers will be initiated and 
coordinated by a control program in the PDF-8/S memory, i.e., will 
be PDP-8/S Programmed Data-Transfers.
(2 ) The PDP-8/S control program will require the following information 
only to operate:
(a) direction of data transfer, i.e., read or write.
(b) number of words to be transferred.
(c) initial data source address.
(d) initial data destination address.
(3) Data will be acquired and stored sequentially by address in both 
memories.
(if-) Any initial data source and destination addresses may be specified.
(5) An even number of PDP-8/S words will always be transferred between 
the conputers.
(6) Two 12-bit PDP-8/S words will be stored in (and acquired from) one 
32-blt IGP.30 word.
(7) A parity bit will be generated and stored when writing on the drum
22
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and odd parity will be used.
(8) Odd parity will be checked when reading from the drum and the system 
will be made to stop when an error occurs.
(9) The system will operate with the PDP-8/S in the Run, Single Step, or 
Single Instruction mode.
(10) The interface will not interrupt the LGP-30 while the latter is 
executing a program or is in a temporary blocked state waiting for 
its Flexowriter to complete an I/O operation.
(11) The normal operation of the LGP-30 will be preserved and will oper­
ate with I/F power on or off.
(12) All major signal lines and flip-flops of the interface will have
their status indicated by means of an indicator panel.
(13) Proper protection will be provided from all dangerous power sources.
%.2 Interface Operation
To comply with the specifications of section .^1, the PDP-8/S
Control Program given in Appendix B was worked out. This program, 
referred to as the Drum Read/Write Subroutine, initiates and coordinates 
all data transfers as prescribed under section 2.3. A detailed flow
chart of the program sequence as well as all the independent l/F and
LGP-30 sequences initiated by the program are given in Appendix G. 
ReferIng to Appendix C, observe that the control program flow chart has 
been arranged and classified into five sections:
(1) Device Selection
(2) Command Transfer (Read or Write)
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(3) Address Transfer
(4) Data Transfer (Read or Write)
(5) Ending Sequence (Read or Write)
Let us consider each section in turn.
4.2.1 Device Selection
In accordance with specification (10) of section 4.1, the control 
program must first determine if the LOP is ready and not busy before 
making selection. By being ready is meant that the LGP is fully powered 
up and has its Nornml/Qne-Cperation/Manual switch in the Normal position. 
The signal LOP Ready is developed by passing -20 volts from the LGP power 
supply through the Normal/One-Operation/Manual switch and out to the l/F.
By not busy is meant that the LGP is not in a compute state (LGP in
Compute State), it is not in the process of being started (LGP Start
Signal), it is not in a temporary blocked state waiting for its Flexo­
writer to complete an I/O operation (LGP I/O Busy), and it is not busy
with the l/F (l/F Busy). Expressed in Boolean algebra, the relationship 
is:
IGP Busy* = (LGP in Compute State)•(LGP I/O Busy)
•(LGP Start Signal)»(l/F Busy) (4-la)
Complementing both sides and using DeMorgan's theorem gives:
LGP Busy* = LGP in Compute State + LGP l/O Busy
+ LGP Start Signal + I/F Busy (4-lb)
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The signal LGP in Compute State is obtained from the LGP-30 and is 
the complement of LGP in Blocked State. Refer to section 3.9.
LGP Start Signal is the name given to the signal "bs” discussed in 
section 5.12. This term has been included in equation (4-lb) to give the 
LGP Start switch priority over I/F selection. If priority was not assign­
ed to one of the signals, the chance of starting the LGP-30 to execute 
its own program with its circuits gated for l/F operation could occur if 
I/F selection and LGP Start occurred simultaneously.
Recall that the LGP-30 is started by the signal bs* and occurs when
the IMl? Start switch is released. Due to delay inherent in the LGP-30
circuitry, the signal LGP in Compute State remains in the ”0" state for
a short time "At" following the release of the LGP Start switch. See
[2]
figure 4.1. This creates a hazard in the LGP Busy* signal which could 
cause the same incorrect circuit operation to result as mentioned above. 
To eliminate the hazard, LGP Busy* is passed through a delay circuit and 
OR'ed with LGP Busy*. Note that Ad is greater than At.
LGP Start Signal (bs). 
bs*
LGP in Compute State 
LGP Busy*__________
Dlyd LGP Busy*. 
LGP Busy_____
-At
u
Hazard---- -LT
Ad
-If---------------
Figure 4.1 Development of LGP Busy* and LGP Busy
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IGP Busy = LGP Busy* + Dlyd LGP Busy* (4-2)
The signal LGP l/O Busy is developed in the l/F from a flip-flop 
which is turned On during LGP 04 whenever a Flexowriter I/O operation is 
to be executed. This term is necessary in equation (4-lb) since the LGP 
is often programmed to enter a blocked state during a Print command and 
always enters a blocked state during an Input command. Review of section
5.11 will reveal that whether the Flexowriter is instructed to input data 
or output data, the first instruction encountered will always be a Print 
command. Available from the LGP circuitry is a signal labelled as X which 
has been renamed LGP Print Order«LGP 04 to indicate its true equivalence.
This is the signal used to turn the LGP I/O Busy F/F On.
LGP I/O Busy* = LGP Print Order.LGP 04 (4-3)
The end of every Flexowriter l/O operation is signaled by LGP Start
Signal. The signal bs* of figure 5.5 would be ideal to reset the LGP l/O 
Busy F/F but cannot be used as additional loading would adversely affect
its operation. Again it should be apparent that the LGP I/O Busy F/F must
not be turned Off until the end of LGP Start Signal otherwise LGP Busy*
will go to "0" until LGP in Conqpute State comes On. Refer to figure 4.2.
To turn the LGP I/O Busy F/F Off at the end of LGP Start Signal, LGP 
Start Signal is NOT'ed and applied to the differentiating or AC reset 
input of the F/F. This input is denoted by a double prime as opposed to 
a single prime for a direct or DC input.
LGP i/o Busy* * = LGP Start Signal (4-4)
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The AC input of the F/F must he used since LGP Start Signal is equal to 
logical "1” when the F/F is turned On.
LGP in Compute State L
LGP Print Order LGP 04 r~^— L
LGP I/O Busy___________
LGP Start Signal_______
-At
LGP Start Signal'
LGP Busy*----------------»--------------U
Hazard
Figure 4.2 Further Development of LGP Busy*
The last term l/F Busy is included in equation (4-lb) to account for 
the fact that the LGP is busy when it is communicating with the l/F.
The implementation of equations (4-lb), (4-2), (4-5), and (4-4) into 
logic is shown in the upper left corner of figure 4.5a.
To test if the LGP is ready and not busy, the FDP-8/S control pro­
gram generates an TOP 1 pulse as described in section 2.5 and 2.4. At 
the same time as the conrputer is generating the lOP pulse, the l/F's 
device select code (chosen as 52) is gated from the computer's bussed 
Memory Buffer register bits 5 through 8 (BMB Bits 5 thru 8). The l/F’s 
Device Selector module, recognizing that its preassigned select code is 
present in the MB, regenerates the IGP 1 pulse as an lOT 1 command pulse 
in the I/F. Refer to the middle left of figure 4.5a.
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Figure 4.3a Interface Logic Diagram (a)
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Figure 4.5b Interface Logic Diagram (b)
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If the LGP is ready and not busy, the lOT 1 pulse turns the I/F 
Busy F/F On in the following manner;
^  I/F Busy' = LGP Ready.LGP Busy.IOT 1 (4-5)
The circled A has been added to indicate the respective flow chart se­
quence being considered.
When the I/F Busy F/F is On, it disables the LGP Start switch sig­
nal bs* from starting the LGP-30 and hence eliminates the possibility of 
disrupting the LGP-30 when it is communicating with the PDP-8/S. Equa­
tion (3-6) is modified to:
(a ) 02' = 01*bs**l/F Busy + (4-6)
4.2.2 Command Transfer (Read or Write)
Assuming that the l/P has been selected, the next step the program 
must perform is to inform the l/F if the up coming data transfer is to
be a read or write operation (with respect to the drtm). This is accom­
plished by setting the l/F R/W F/F accordingly. Refer to the upper right 
of figure 4.3a. Since the l/F R/W F/F is set to "Write" when the l/F is 
not busy,
@  I/F R/W' = I/F Busy (4-7)
it is only necessary to set the F/F to "Read" for a read operation, 
s) I/F R/W' = I/F Busy+IOT 2#l/F Cntr 0 (4-8)
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An lOT 2 pulse Is used to perform this function and is emitted at this 
time only if a read operation is desired.
Since the PDP-8/S is limited to three interface command pulses, 
some means had to be devised to distinguish that different results were 
expected from the same lOT pulse at different times during the program 
sequence. The above statement is based on the facts that only one Device 
Selector module is used and that there are more than three command
pulses required. To make the necessary distinctions, an l/F Control
Counter made up of two F/Fs was Incorporated into the I/F. See the upper 
right of figure 4,3b. The decoded Counter has four possible output 
states, namely: l/F Cntr 0, I/F Cntr 1, l/F Cntr 2, and I/F Cntr 3.
Refer to the lower right of figure 4.3b.
When the I/F is not busy, the l/F Cntr is reset to 0.
@  I/F Cntr Bit 1’ = l/F Busy + (4-9a)
@  I/F Cntr Bit 2' = l/F Busy (4-9b)
The above reasoning serves to explain the necessity of including 
the I/F Cntr term in equation (4-8) and some of the following equations.
The next step in the program is to determine if the l/F has actual­
ly been selected. This is accomplished by emitting an lOT 4 pulse and
testing if the I/F Busy F/F is On. If On, the lOT 4 pulse advances the
I/F Cntr to 1, turns on a F/F called the l/F Skip Flag (middle right of 
figure 4.3a), and is returned to the PDP-8/S as a PDP-8/s Skip pulse 
(middle right of figure 4.3a).
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
52
@  I/F Cntr Bit 1" = l/F Cntr 0»l/F Busy.IOT 4 (4-10)
@  I/F Skip Flag" = I/F Cntr Bit 1 (4-11)
(5^ PDP-8/8 Skip = I/F Skip Flag*IOT 4 (4-12)
The program now branches in accordance with whether or not the PDP- 
8/S received a PDP-8/S Skip pulse. If the Skip pulse was received, that
means that the l/F Skip Flag was On and the l/F is selected. If the l/F
Skip Flag was Off, the l/F was not selected and the program is routed to
try and select the l/F over again.
In preparation for a program branch at the end of Address Transfer, 
a program switch (Program Switch l) is set to "1" for a write operation 
and to "0" for a read operation at this time.
4.2.3 Address Transfer
The next step is to tell the l/F from which LGP memory location 
data will be expected to be initially taken or stored. The program, 
knowing where this address is stored in its memory, loads it into the AC 
(Accumulator) in preparation for transfer to the I/F. Before transfer to 
the I/F, the l/F Buffer register where the address is to be stored, must 
be cleared to zero. In addition, for future use, the l/P Skip Flag F/F
and a F/F called the I/F Parity Flag F/F are reset.
@  I/F Buffer Reset - (l/p Cntr 1 + ).IOT 1 + (4-13)
@  I/F Buffer Bit 1' = l/F Buffer Reset (4-l4a)
I/F Buffer Bit 32' = l/F Buffer Reset (4-l4b)
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(f) i/p Parity Flag' = I/F Buffer Reset (4-15)
@  I/f Skip Flag' = lOT 1 + (4-l6)
The program now tells the l/F to read the AG (PDP-8/S BAG Bits 0 thru 
11) by emitting an lOT 2 pulse.
H) i/f Read PDP-8/S AC = l/F Cntr 1#I0T 2 + (4-17)
h) I/f Buffer Bit 25' =
PDP-8/8 BAG Bit 0#I/F Read PDP-8/S AC (4-l8a)
I/F Buffer Bit l4' =
PDP-8/S BAG Bit 11#I/F Read PDP-8/8 AC (4-l8b)
With the LGP address now in the I/F Buffer register, the next step
for the program will be to tell the l/F to transfer the command (Read s
LGP Bring order or Write = LGP Hold order) and LGP address from the l/F
to the LGP-30. The transfer will take place from the l/F Buffer register 
to the LGP-30 R register. It follows that the command must be loaded 
into the l/F Buffer register along with the address. This is accomplish­
ed by loading the appropriate LGP order code into the l/F Buffer regis­
ter, bits 29 through 26, in the following manner;
@  I/F Buffer Bit 29' = l/F Write»l/F Cntr 1#I0T 2 (4-19a)
I/F Buffer Bit 98' = l/P Write #l/P Cntr 1-IOT 9 (4-1%)
(Î) I/F Buffer Bit 26' = l/P Read*l/F Cntr 1*I0T 2 (4-20)
Recall from section 3.13, the order codes for the Bring and Hold orders.
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To initiate the transfer of the I/P ]3uffer register to the IGP R 
register, the l/F IGP Sync 1 F/F must be turned On.
(?) I/F LGP Sync 1’ = (l/F Cntr 1 + )#IOT 2 (4-21)
Note that lOT 2 is entering data and at the same time initiating the 
transfer sequence of the Buffer register. This is permissible since at 
least 21 usee, the time from IGP t3 to IGP Addr digit time, will pass
before transfer begins.
It is absolutely necessary to synchronize the I/F with the LGP-30 
otherwise the transfer operation could begin anytime during IGP Addr 
digit time or LGP Order digit time rather than at the beginning of the 
former.
Synchronization is accomplished by waiting for LGP t3 to occur 
before turning On I/F LGP Sync 2 F/F.
(?) I/F LGP Sync 2' = l/F LGP Sync 1#LGP t3 (4-22)
With the I/f now synchronized to the LGP-30, the serial transfer of 
I/F Buffer bits l4 thru 29 (which contain the LGP address and the IGP
order) can now be effected. The address will be transferred at LGP Addr 
digit time and the order at LGP Order digit time. Refer to figure 3.2 
for IGP word period timing. The gate specifying this transfer time is:
MJ I/F R Gate = l/F Cntr l*l/F Buffer Shift Gate + (4-23)
where
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(l ) i /f Buffer Shift Gate =
(I/F Cntr 1 + )#LQP Addr Oateel/F LGP Sync 2 +
I/F Cntr l.LGP Order Gate»l/F LGP Sync 2 + (4-24)
The implementation of equations (4-25) and (4-24) appear in figures 4.3b 
(lower left) and 4.3a (lower left) respectively.
The LGP-30 is in a blocked state 01 at this time since this was a 
requirement of the selection sequence. During 01, the LGP R register is 
recirculated as follows;
(R') = R*( )#(01 + )+ (4-25)
where the unspecified bracketed term contains other gating functions not
concerned with here. To record new information into the R register, the
recirculation term of (4-25) must be inhibited and the new information
substituted in its place. To bring about this change, equation (4-25) 
and the LGP logic were modified in accordance with the following:
^  (R') = R#( ).(01 + )#I/F R Gate + I/F R' + (4-26)
where l/F R' represents the new information. l/F R' is implemented in 
figure 4.3b (lower left) and is given by:
Mj I/F R' =
I/F Cntr 1*I/F Buffer Shift Gate*l/F Buffer Bit l4 (4-27)
Recording onto the LGP-30 drum requires that the record proposition 
change state at LGP Clock time. In the above case, this is accomplished
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by shifting the contents of the I/F Buffer with LGP Clock pulses.
I/F Buffer Shift =
LOP Clock#l/F Buffer Shift Qate*l/F Busy (4-28)
The actual shifting of the I/F Buffer is effected by shifting ”l”s as 
follows :
(l ) I/f Buffer Bit 31" *
I/F Buffer Bit 32*I/F Buffer Shift (4-29a)
I/F Buffer Bit 1'' =
I/F Buffer Bit 2*I/F Buffer Shift (4-29b)
and shifting "0"s as follows;
(?) I/F Buffer Bit 31' ' »
I/F Buffer Bit 52»l/F Buffer Shift (4-30a)
l/F Buffer Bit 1" =
I/F Buffer Bit 2#l/F Buffer Shift (4-3%)
During 01, "0”s are fed into l/F Buffer Bit 32. Refer to equations
(4-?6a) and (4-î6b).
To signal the end of address transfer, a pulse called l/F Addr Xfer
Complete is generated. This pulse is developed from a 100 nsec single­
shot
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i/f Addr Xfer Complete ' ' =
I/F Cntr 1«L0P Order Gate»l/F LGP Sync 2 (4-31)
and is used to advance the l/F Counter to 2, set the l/F LGP Sync F/Fs 
Off, and turn the I/F Skip Flag On.
Nj I/F Cntr Bit 1' = l/F Addr Xfer Complete (4-32)
(j) I/F Cntr Bit 2' = l/F Addr Xfer Complete (4-35)
(p) I/F LGP Sync 1' = I/F LGP Sync Reset (4-34)
@  I/F LGP Sync 2' = l/F LGP Sync Reset (4-35)
(p^ I/F LGP Sync Reset = I/F Addr Xfer Complete + (4-36)
(5) I/F Skip Flag' = I/F Addr Xfer Complete + (4-37)
Once the PDP-8/8 program has initiated the above sequence, it is
free to continue its duties in preparation for data transfer. These du­
ties consist of storing the PDP-8/8 data source/destination address in a 
counter (counter l) and storing the number of double 12-bit data words 
to be transferred in another counter (counter 2). At this point the pro­
gram must wait for the completion of the address transfer sequence as 
the next step will be to initiate another l/F LGP sequence.
To test for the completion of the address transfer sequence, the
PDP-8/8 generates an lOT 4 pulse which will be returned to the computer 
and tell the program to continue if the I/F Skip Flag is On. Refer to 
equation (4-12). If the l/F Skip Flag is Off, the program is instructed 
to repeat the test until it finds the I/F Skip Flag On.
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When the program continues, it tests Program Switch 1 and branches 
to the Data Transfer (Write Drum) sequence if "1" or to the Data Trans­
fer (Read Drum) sequence if "0".
4.2.4 Data Transfer (Write Drum)
At this point in the sequence, the l/F Counter is 2 and the IGP R 
register contains the instruction and operand address; "Hold" and "IGP 
Initial Data Destination Address", as specified by the PDP-8/8 control 
program during address transfer.
Data transfer from the PDP-8/S to the IGP-30 will take place in a 
manner similar to that of address transfer, i.e., parallel transfer from
the PDP-8/8 to the l/F and serial transfer from the I/F to the IGP-50. 
Fundamental differences, however, distinguish this sequence from any 
other. To begin with, two PDP-8/S words must be transferred to the l/F 
before transfer from the l/F to the LGP-30 can take place. See specifi­
cation (6) of section 4.1. In addition, transfer from the l/F to the 
LGP-30 will require the LGP-30 to leave its blocked state 01 and execute 
the Hold order in its Instruction register. When the Hold order is exe­
cuted, the contents of the l/F Buffer register will be recorded in the 
IGP memory in place of the contents of the LGP accumulator.
Other functions performed during this sequence will be to generate 
a parity bit when writing on the drum and to increment the operand ad­
dress of the LGP R register in preparation for writing into the next 
sequential memory location of the drum. See specification (?) and (3) of
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section 4.1.
When the program begins this sequence, it loads a PDP-8/8 data word 
into the AC using the address specified by counter 1 and then emits an 
lOT 1 command pulse to clear the l/F Buffer register, reset the l/F Par­
ity Flag and turn the I/F Skip Flag Off.
(f) I/F Buffer Reset = (l/F Cntr 2 + )*IOT 1 (4-38)
Review equations (4-l4a) through (4-16). Next, the program tells the l/F
to read the data word from the PDP-8/8 AC by emitting an lOT 2 pulse.
@  I/F Read PDP-8/8 AC = I/F Cntr 2#l/F WrlteelOT 2 + (4-39)
Review equations (4-l8a) and (4-l8b).
With the PDP-8/8 data word now in the l/F Buffer register, the next 
step for the program will be to tell the l/F to shift the contents of 
the Buffer register right twelve positions in preparation for receiving 
the next PDP-8/8 data word. This is accomplished in a rather subtle man­
ner. Instead of incorporating a counter to generate twelve shift pulses, 
LGP Addr Gate is used to gate twelve LGP Clock pulses to shift the reg­
ister. This method of shifting the l/F Buffer register is practical only 
because the logic necessary to perform Address Transfer, need be only 
slightly modified to produce the desired result.
Once again, the l/F must be synchronized to the LGP-30 and is init­
iated in the same manner as for Address Transfer by turning the l/F LGP 
Sync 1 F/F On.
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(j) I/F LGP Sync 1’ = (l/F Cntr 2 + )«IOT 2 (k-ko)
As before, l/F LGP Sync 2 F/F cornes on at LGP t5 time (4-22), and shift­
ing of the I/F Buffer is gated by l/F Buffer Shift Gate.
I/F Buffer Shift date =
(I/F Cntr 2 + )#LGP Addr Gate#l/F LGP Sync 2 + (4-4l)
Review equations (4-28) through (4-30b).
During the shift operation, the parity (odd or even) of the infor­
mation being shifted out of l/F Buffer Bit l4 (PDP-8/8 data word number
l), is determined by alternately setting the l/F Parity Flag On and Off 
for each "I" bit transferred,
@  I/F Parity Flag'' =
I/F Parity Data*LGP Clock*l/F Parity Flag (4-42)
(?) I/F Parity Flag' ' =
l/F Parity Data#LGP Clock*l/F Parity Flag (4-43)
i/f Parity Data =
I/F Buffer Bit l4#I/F Buffer Shift Gate»l/F Write + (4-44)
LGP Clock must be included in equations (4-42) and (4-45) so that the 
i/f Parity Flag will be triggered for each "1" bit transferred and not 
for- each translation from a "O" to a "1" state.
If the I/F Parity Flag is On following the shift operation, the 
number of bits transferred was odd; alternatively, if the I/F Parity 
Flag is left Off, the number of bits transferred was even. This informa­
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tion is left in the I/F Parity Flag for later use.
To signal the end of the shift operation, a pulse called I/F Buffer 
Shift Complete is generated using a 100 nsec single-shot.
I/F Buffer Shift Cca^lete"
I/F Cntr 2#LGP Addr Qate#l/F IGP Sync 2 (4-4$)
This pulse is used to advance the I/F Counter to 3, set the l/F LGP Sync 
F/Fs Off, and turn the I/F Skip Flag On.
I/F Cntr Bit 1' = l/F Buffer Shift Complete (4-46)
(p) I/F LGP Sync Reset = l/F Buffer Shift Complete + (4-4?)
Review equations (4-54), (4-55), and (4-11),
Following the initiation of the above shift operation, the PDP-8/S 
control program continues on independent of the sequence it has started. 
It first increments the PDP-8/S data source address in counter 1 in pre­
paration for transferring the next sequential word from the PDP-8/8 
memory. See specification (5) of section 4.1. Following this, the pro­
gram loads the data word specified by counter 1 into the AC. Next, the 
program tests if the shift operation has been completed by strobing the 
i/f Skip Flag with an lOT 4 pulse. See equation (4-12). If the Skip Flag 
has been turned On, the program continues, otherwise the test is repeat­
ed until successful.
When the program is permitted to continue, it signals the I/F to 
read the second data word from the PDP-8/8 AC by emitting an lOT 1 pulse.
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(h) I/f Read PDP-8/8 AC = I/F Cntr 3#I/F WriteelOT 1 + (4-48)
Review equations (4-l8a) and (4-l8b).
With two PDP-8/8 data words in the l/F Buffer register, the program 
can now signal the l/F to transfer the contents of the register to the 
LGP-30. This is initiated by turning on a F/F called I/F Initiate LGP 05.
@  I/F Initiate LGP 05' = l/F Initiate Gate#IOT 1 (4-49)
@  l/F Initiate Gate = l/F Cntr 5*l/F Write + (4-50)
Ior 1 is entering data (4-48) and at the same time initiating the output 
transfer sequence (4-49). This is permissible since at least one LGP 
word time will pass (LGP 03) before transfer to the LGP-30 begins.
The function of the l/F Initiate LGP 03 F/F is to allow the l/F to 
wait until LGP t3 occurs before forcing the LGP Phase Counter to 3. This 
is a requirement of the Phase Counter to assure a correct 03 operand 
search and represents another form of l/F LGP synchronization.
From section 3.7, it is obvious that to force the LGP Phase Counter 
from a blocked state 01 to 03, requires that flip-flop F be turned On.
(O) F' = I/F Initiate LOP 03*L(3' t3 + (4-51)
This logic was implemented in the LGP-30.
During 03, the LGP-30 searches for the memory location specified by 
the address in the instruction register. This can take from 1 to 64 word 
periods. A successful search indicates that the next sector is the re-
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qulred address and calls for the termination of 05 at the end of the 
current word period. In addition, recall from section 5.8, the instruc­
tion register order code is shifted into the IXJP Q register.
During 0^ , the Hold order in the Q register is executed. Refer to 
section 5.13. To record the contents of the l/F Buffer register into the
LGP memory, the recording of the LGP accumulator must he inhibited and 
I/F Buffer Bit 1 substituted in its place. Applying this change to the
simplified Hold order memory write equation (5-10) gives:
V’ = (A#I/F Busy + l/F Buffer Bit l#l/F Busy)*L (4-52)
Extending the change through to the unsimplified memory write equation 
(3-9) gives:
Q  V  = (A*I/F Busy + I/F Buffer Bit l#l/F Busy + ^*q4)
#(%$Q4 + K#C + K»C)»L (4-55)
and finally, applying DeMorgan’s theorem gives;
Q )  V’ = (Â + I/F Busy)•(I/F Buffer Bit 1 + I/F Busy)#(Ql + 04) +
QÏ*q4«(K*G + K#C) + L (4-54)
Equation (4-54) represents the implemented form of the modified memory 
write logic and compared with equation (5-8) demonstrates the changes 
that were made.
Shifting the l/F Buffer during the Hold order 04 operation is ac­
complished by:
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Q  l/P Buffer Shift Gate = LGP 04 + (4-55)
Review equations (4-28) through (4-30b).
Also during 04, the parity of the second PDP-8/S data word trans­
ferred to the I/F Buffer register is determined and added to that of the
first PDP-8/S data word. Recall that the parity of the first data word 
has been retained in the l/F Parity Flag. Review equation (4-42) through 
(4-44).
Of fundamental importance in determining and writing the parity bit 
of specification (?), section 4.1, is the fact that after the first 12 
shift pulses of the 04 Hold order operation, the combined parity of the 
two PDP-8/S data words making up the 32-bit l/F Buffer register word, 
has been determined. This is essential since a timing pulse must be
available to gate the writing of the parity bit and must occur sometime
after parity has been determined and before the last bit has been writ­
ten in the LGP memory.
LGP t3 would, at first appraisal, appear to fall in this catagory. 
It was determined, however, after attempting to use it for this purpose, 
that it was unsatisfactory. Instead of coming on at LGP Clock time, 
which is essential for recording into the LGP memory, it was found to
change to the "1" state about 1 usee after LGP Clock time and caused the 
parity bit to be written correspondingly late. When this occurred, the
parity bit could not be read from the drum.
Since the additional effort has been taken to determine the parity
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of the l/F Buffer word after the first 12 shift pulses of 04 as opposed 
to the first 24, which would he required If the parity of the first PDP- 
8/8 data word had not been determined before 04, LGP Order Gate can be 
used to gate the writing of the parity bit, LGP Order Gate is "1" during 
the sixteenth through nineteenth shift pulse. When the first bit time of 
LGP Order Gate occurs, sixteen shift pulses have already been applied to 
the I/F Buffer register and the thirty-second or last bit of the l/F 
Buffer word now resides in I/F Buffer Bit l6. This is the bit that must 
be chosen as the parity bit. LGP Order Gate is not one bit time in dura­
tion but four, and only one parity bit must be written.
If the parity of the I/F Buffer word is even, then the l/F Parity 
Flag will be Off at LGP Order digit time and, since it was decided to 
use odd parity, l/F Buffer Bit l6 must be turned On;
l/F Buffer Bit l6' = l/F Write#LGP 04*LQP Order Gate
•I/F Parity Flag*LGP Ready (4-56)
The term LGP Ready is included in equation (4-56) to eliminate the pos­
sibility of turning l/F Buffer Bit 16 On when the LGP is not ready.
During 04, the operand address in the LGP R register is incremented 
by one in preparation for writing into the next sequential memory loca­
tion of the drum. Since the LGP K flip-flop, used to Increment the LGP G 
register during 02, is not used during 04, it can be used to increment R 
at this time. Refer to section 3.10. This is accomplished by substitut­
ing R for G in equation (5-5) when the LGP-50 operates with the l/F.
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(l) K' = H#82#(G#C#I/F Busy + G#R#l/F Busy + ) + (4-57)
Flip-flop K acts as the complement control for the incrementing opera­
tions and an equation of the form of (3-4) must be formed for the R reg­
ister to generate and record the incremented address.
Q  R» = 04«(Addr Gate)#(K#R + K#R)#l/F Busy +
= F*G*S2»(K*R + K#R)*I/F Busy + (4-58)
The recirculation of R must be inhibited while the incremented address 
is being recorded.
I/F R Gate = LGP 04#LGP Addr Gate#l/F Busy + (4-59)
(l) (R') = R*( )»(04 + )#I/F R Gate + (4-60)
Refer to equations (4-25) and (4-26).
At the end of 04, Q2 must be turned Off so that a blocked state 01
will be entered. Recall that Q2 was turned On during 03 when the Hold
order was shifted into the Q register. Equation (3-5b) becomes:
(T) 02' = 04#t3*(Ql'Q2*O3*o4 + I/F Busy + ) (4-6l)
So that another LGP 03 will not be initiated by the l/F, the l/F 
Initiate LGP 03 F/F is turned Off by LOP 04.
@  I/F Initiate LGP 03’ = LGP 04 + (4-62)
To signal the end of LGP 04, a pulse called LGP 04 Complete is gen­
erated using a 100 nsec single-shot.
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^  LGP 04 Complete'' =
LGP in Blocked State*l/F Initiate Gate (4-63)
Review equation (4-50). LGP 04 Complete is used to turn the l/F Skip
Flag On and thereby signal the end of this sequence.
(5) I/F Skip Flag' = I/F Write#LGP 04 Complete + (4-64)
After the above sequence has been initiated, the PDP-8/S program 
increments the data source address in counter 1. Following this, the 
program checks in the usual manner for the completion of the l/F LGP se­
quence by generating an lOT 4 pulse. Refer to equation (4-12).
When the program senses the LGP 04 sequence is completed, it decre­
ments the number of double 12-bit words to be transferred in counter 2 
and tests if the counter has been reduced to zero. Assuming the counter 
has not been reduced to zero, the program generates an lOT 2 pulse to 
set the l/F Counter back to 2. This is managed in a rather indirect man­
ner. lOT 2 is used to generate a 100 nsec pulse called Delayed lOT 2 
which occurs when lOT 2 returns to zero.
Delayed lOT 2'' = lOT 2 (4-65)
Delayed lOT 2 is used to test if the l/F Skip Flag is On and, finding 
that it ia, sets the l/P Counter hack to 2.
NJ I/F Cntr Bit 1'' =
I/F Cntr 3#I/F Skip Flag#Delayed lOT 2 (4-66)
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At this point, the I/F is in the same status as when it began the 
Write Drum Data Transfer sequence. The control program can therefore be 
directed to repeat the sequence, which it is.
If the program finds that counter 2 has been reduced to zero in the 
test described above. It branches to perform the Write Drum Ending se­
quence.
4.2.5 Ending Sequence (Write Drum)
To terminate the Data Transfer Write Drum sequence, the program 
generates an lOT 1 pulse immediately followed by an lOT 2 pulse. The 
lOT 1 pulse turns the l/F Skip Flag Off, refer to equation (4-l6), and 
the IDT 2 pulse causes the l/F Busy F/F to be set Off,
(J) I/F Busy' = I/F Cntr 3#I/F Skip Flag»Delayed lOT 2 + (4-67)
Note the use of Delayed lOT 2 rather than lOT 2 in the equation. This is 
to make the equation compatible with the requirements of the Read Drum 
Ending sequence, section 4.2.7.
Turning the I/F Busy F/F Off causes the entire l/F to be reset;
I/F Cntr Bit 1' = I/F Busy + (4-68)
(?) I/F Cntr Bit 2’ = l/F Busy (4-69)
(J) I/F Buffer Reset = I/F Busy + (4-70)
Review equations (4-15) through (4-15).
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Gl I/F Skip Flag» = l/F Busy + (4-71)
TJ I/F Parity Error» = l/F Busy (4-72)
Rj I/F Initiate LOP 03» = l/F Busy + (4-75)
Recall that the l/F R/W F/F is set to "Write" when the l/F is not busy, 
equation (4-7).
The lOT 1 pulse generated during this sequence inadvertently turns 
the l/F Initiate LGP 03 F/F On and also causes the PDP-8/S accumulator 
to be read into the l/F Buffer register. Refer to equations (4-48) thru 
(4-50). These events, however, are inconsequential since the l/F Buffer 
register and the l/F Initiate LGP 03 F/F are immediately reset as given 
by equations (4-70) and (4-73).
Since the I/F is no longer busy with the LGP-30, the LGP-30 Start 
switch is re-enabled for operation. Refer to equation (4-6).
4,2.6 Data Transfer (Read Drum)
At this point in the sequence, the l/F Counter is 2 and the LGP R 
register contains the instruction and operand address; "Bring" and "LGP 
Initial Data Source Address", as specified by the PDP-8/S control pro­
gram during address transfer.
Data transfer from the LGP-50 to the FDP-8/S will take place in two 
steps: serial transfer from the LGP-30 to the I/F and parallel transfer
from the I/F to the PDP-8/S. The transfer from the LGP-30 to the I/F 
will require the LGP-30 to execute the Bring order in its instruction
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
50
register. When the Bring order is executed, the LGP memory read proposi­
tion being read into its accumulator will also be copied into the l/F 
Buffer register. Transfer from the l/F Buffer register will require the 
data to be separated into two PDP-8/S words and independently trans­
ferred to the PDP-8/S.
Other functions performed during this sequence will be to check for 
odd parity when reading from the drum, cause the system to stop if an 
error occurs, and to increment the operand address of the LGP R register 
in preparation for reading from the next sequential memory location of 
the drum. See specifications (8) and (5) of section 4,1.
When the program begins this sequence, it emits an lOT 1 command 
pulse to clear the l/F Buffer register, reset the l/F Parity Flag, turn 
the I/F Skip Flag Off and initiate the execution of the IdrP Bring order. 
Review equations (4-38) and (4-l4a) through (4-l6).
I/F Initiate Gate = l/P Cntr 2#l/F Read + (4-74)
Review equation (4-49).
Synchronization of the l/F to the LGP-30 is accomplished here in 
exactly the same manner as for the execution of the LGP Hold order dur­
ing the Write Drum Data Transfer sequence. Review equation (4-51) and 
its associated explanation. LGP 03 is also identical to that for the 
Hold order.
During 04, the Bring order in the Q register is executed. Refer to
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section 3.13. To copy the LGP memory read proposition "LGP V" into the 
I/F Buffer register during 04, the following equations are used:
(E) I/F Gated LOP Read Data = IGP 04#I/P Read#LGP V (4-75)
(IE) I/F Buffer Bit 32'' =
I/F Gated LGP Read Data*l/F Buffer Shift (4-76a)
(T) I/F Buffer Bit 32' ' =
I/F Gated LGP Read Data#l/F Buffer Shift (4-76h)
Shifting of the l/F Buffer register during the transfer operation
is accomplished by equations (4-55) and (4-28) through (4-30b).
Incrementing of the operand address in the LGP R register is accom­
plished here in exactly the same manner as for the execution of the LGP 
Hold order during the Write Drum Data Transfer sequence. Review equa­
tions (4-57) through (4-6o) and their associated explanation.
At the end of 04, Q2 must be inhibited from being turned On so that
a blocked state 01 will be entered. Recall that Q2 was turned Off during
03 when the Bring order was shifted into the Q register and is normally 
set On at the end of 04. Equation (3-3&) becomes:
@  02' = 04»t3*Q2'(Ql + Q3 + Q4 + )#l/F Busy + (4-77)
The I/F Initiate LGP 03 F/F is turned Off as previously described 
by LGP 04. Refer to equation (4-62).
To determine the parity of the I/F Gated LGP Read Data as it is be­
ing transferred to the l/F, it is used to alternately set the l/F Parity
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Flag On and Off for each "1" bit transferred.
(E) I/F Parity Data = l/F Gated LGP Read Data + (4-78)
Review equations (4-42) and (4-43).
When the LGP-50 enters blocked state 01 following the execution of 
the Bring order during 04, the status of the l/F Parity Flag is tested 
by generating an LGP 04 Complete pulse. Review equations (4-63) and 
(4-74). If the I/F Parity Flag is Off, the number of bits transferred 
was even and an error has occurred. This is indicated by turning On the 
l/F Parity Error F/F and inhibiting the I/F Skip Flag from being turned 
On;
I/F Parity Error*
I/F Read#l/F Parity Flag#LQP 04 Complete (4-79)
(5) I/F Skip Flag* =
I/F Read*l/F Parity Flag#LGP 04 Complete + (4-80)
If correct parity is detected, it is obvious from equations (4-79) and
(4-8o) that the I/F Parity Error F/F is not turned On and the I/F Skip
Flag is.
Testing for the successful completion of the above sequence is ac­
complished in the usual maimer by generating an lOT 4 pulse to determine
the status of the l/F Skip Flag. See equation (4-12). If the Skip Flag
is On, the program continues, otherwise the test is repeated. Note that
if a parity error has occurred, the l/F Skip Flag never gets turned On
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and the program remains indefinitely in the I/F Skip Flag test loop.
If the program continues, it signals the l/F to write the contents
of I/F Buffer Bits 13 through 2 (first PDP-8/S data word) into the
FDF-8/S accumulator and reset the l/F Skip Flag by generating an lOT 2
pulse.
I/P Write PDP-8/8 AC = l/F Read#l/F Cntr Bit 2*I0T 2 (4-8l)
(js) PDP-8/8 AC Bit O' =
I/F Buffer Bit 13*I/F Write PDP-8/8 AC (4-82a)
PDP-8/S AC Bit 11' =
I/F Buffer Bit 2#l/F Write PDP-8/8 AC (4-82b)
(J) I/F Skip Flag' = l/F Read#l/F Cntr 2#I0T 2 + (4-83)
The lOT 2 pulse also initiates an l/F Buffer register shift se­
quence so that the contents of l/F Buffer Bits 25 through l4 (second 
PDP-8/S data word) will be shifted into l/F Buffer Bits 13 through 2. 
Refer to equations (4-4o), (4-4l), and (4-28) through (4-30b). This is 
done so that the second PDP-8/S data word can be gated to the PDP-8/S in 
the same way as the first.
The end of the shift sequence is signalled as before by the gener­
ation of an I/F Buffer Shift Complete pulse as given by equation (4-4ç). 
As before, this advances the l/F Counter to sets the l/F IGP Sync 
F/Fs Off, and turns the l/F Skip Flag On. Refer to equations (4-46), 
(4-47), (4-34), (4-35), and (4-11).
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Following the initiation of the above shift operation, the EDP-8/S 
control program continues on independent of the sequence it has started. 
It first stores the data word transferred to the AC in memory at the ad­
dress specified by counter 1 and then increments counter 1 in prepara­
tion for storing the next data word. Next, the program tests if the
shift operation has been completed by strobing the l/F Skip Flag with an
lOT 4 pulse. See equation (4-12). If the Skip Flag is On, the program 
continues, otherwise the test is repeated until successful.
When the program continues, it decrements the number of double 12- 
bit words to be transferred in counter 2 and tests if the counter has 
been reduced to zero. If the counter has not been reduced to zero, the 
program generates an lOT 2 pulse to signal the l/F to write the contents 
of l/F Buffer Bits 13 through 2 (second PDP-8/S data word) into the PDP- 
8/S accumulator and to set the I/F Counter back to 2. Refer to equations 
(4-8l) through (4-82b), (4-65), and (4-66). The program next stores the 
data word transferred to the AC in memory at the address specified by
counter 1 and then increments counter 1.
At this point, the l/P is in the same status as when it began the
Read Drum Data Transfer sequence. The program can therefore be directed
to repeat the sequence, which it is.
If the program finds that counter 2 has been reduced to zero in the
test described above, it branches to perform the Read Drum Ending se­
quence.
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4.2.7 Ending Sequence (Read Drum)
To terminate the Data Transfer Read Drum sequence, the program gen­
erates an lOT 1 pulse immediately followed by an lOT 2 pulse. The lOT 1 
pulse turns the l/F Skip Flag Off, refer to equation (4-l6)« The lOT 2 
pulse first causes the l/F to write the contents of I/F Buffer Bits 15 
through 2 (second and last PDP-8/S data word) into the PDP-8/8 accumula­
tor and then to reset the l/F by turning the l/F Busy F/F Off. Refer to 
equations (4-8l) through (4-82b), (4-65), (4-67) through (4-73), (4-13) 
through (4-15) and (4-7). Note the function of the Delayed TOT 2 pulse 
in equation (4-67). It is required to assure that the l/F and hence the 
I/F Buffer register will not be reset until after the last PDP-8/S data 
word has been transferred to the PDP-8/8. The program next stores the 
data word transferred to the AC in memory at the address specified by 
counter 1.
Since the l/F is no longer busy with the LGP-50, the LGP-30 Start 
switch is re-enabled for operation. Refer to equation (4-6).
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CHAPTER V
IMPLEMENTATION
5.1 Introduction
The implementation of the Boolean, equations and logic of chapter IV 
was carried out using standard Digital Equipment Corporation R-Series
[7]
HAND logic modules where possible. When standard modules could not be 
used, special modules were constructed.
5.2 Special Modules
The need for special modules came about to convert LGP-30 logic
[3] [7]
levels (0 and -20 volts) to l/F DEC levels (O and -3 volts) and vice 
versa, and to implement the logic additions and modifications to the 
LGP-30.
To convert LGP-30 levels to l/F DEC levels, a voltage divider net­
work biased at +10 volts and feeding a standard DEC inverter circuit was 
used. See figure 5.1.
+10v
LGP-30 O-
signal 
(0 and -2Gv)
- V W I/  4..-
DEC
Converted
ixa»-3o
signal
(-3v and Ov)
Figure 5.1 LGP-30 to DEC Level Converter
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The standard DEC inverter was included as part of the conversion 
circuit to; (l) provide a fixed loading condition on the voltage divider 
independent of the circuit’s fan-out, (2) standardize the output signal 
independent of fan-out, and (5) improve the rise and fall times of the 
signal to meet DEC logic specifications. The +10 volt bias is required
to provide 1 ma of inverter input current at 0 volts. If the +10 volt
bias is not included, drawing 1 ma from the LGP-30 circuit causes the 
signal level to drop from 0 volts to some meaningless negative value in
the range -5 volts to -20 volts.
To convert l/F DEC levels to LGP-30 levels, a standard DEC Indica­
tor Driver module driving a clamped load resistor was used. See figure 
5.2.
(Ov and -3v)
IDg TT'DEC ! I Converted I/F signal
(From LGP-30)
Figure 5.2 DEC to LGP-30 Level Converter
The DEC Indicator Driver module was used since it can supply up to 
30 ma of output current at -1 volt (and thereby power drive the LGP-30 
logic and inter-cable capacitance) and since its output can be biased to 
-20 volts. Clamped loads were used in all cases to improve signal rise
and fall times. In one case, for the conversion of the signal l/F Buffer
Bit 1 in equation (4-54), it was necessary to add a speed-up shunt capa­
citor across the input resistor of the Indicator Driver.
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To implement the logic additions and modifications to the LGP-30,
[3]
the diode-resistor logic of the LGP-30 was extended to accomodate the 
changes.
5.3  LGP-30 Operation (A Function of l/F Power Status)
When l/F Power is On, the DEC to LGP-30 Level Converters are gated 
in accordance with the equations of chapter IV. When l/F Power is Off, 
however, all the Converter outputs are pulled to -20 volts by the clamp­
ed loads. Since some of the signals must be at 0 volts for the LGP-30 to 
operate, a relay is used to ground these signals through diodes when l/F 
Power is Off.
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CHAPTER VI
CONCLUSIONS
This thesis deals with the development and implementation of an 
interface capability. An LCP-30 and a FDP-8/S digital computer have been 
interfaced such that memory to memory data interchange is possible. The 
interface has been demonstrated to transfer data and to operate in ac­
cordance with the design specifications spelled out in section 4.1 of 
chapter IV.
Further extensions of this work could be carried out to increase 
the capability of the PDP-8/8, LGP-30 system. Presently, the LGP-30 
cannot be instructed by the PDP-8/S to transfer to a stored program and 
execute that program. If this additional capability were installed, the 
PDP-8/8 could, for example, take advantage of the multiply and divide 
hardware of the LGP-30. The program to be executed could be transferred 
from the PDP-8/S to the LGP-30 and then executed. The PDP-8/S would then 
be free to continue its own program. When the LGP-30 completes the pro­
gram, the PDP-8/8 could be notified by use of the PDP-8/8 program inter­
rupt feature. If this is not desirable, the alternative would be for the 
PDP-8/8 to look for an LGP-30 not busy status.
Use of -the LGP-JO multiply and divide feature as described above
would require additional programming considerations. For example, odd 
parity would have to be generated for processed data and arithmetic 
overflow checked.
59
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The LGP-30 could also be used as a buffered printout device. For 
exaitq)le, data to be printed could be transferred to the LGP-50 and then 
the LGP-30 instructed to execute a printout program. This program would 
be required to translate PDP-8/5 l/O language (ASCII) to LGP-30 l/O 
language.
The general principles used in designing and developing the inter­
face can be used to build up Interfaces between other pieces of equip­
ment. Hardware falling in this category can be defined as that which 
links any two pieces of equipment having different signalling or opera­
ting characteristics.
For example, differing electrical signal levels between two ma­
chines requires the inclusion of electrical signal level conversion 
circuits to their interface.
Differing modes of data transfer such as serial versus parallel 
transfer, require the use of a buffer register. The buffer register must 
be capable of both serial and parallel data entry and exit if informa­
tion is to be transferred in both directions between the interfaced 
devices.
Differing data formats necessitate data reorganization. For example, 
different word lengths can be dealt with by combining or packing several 
of the words of the smaller size into one of the larger size.
Differing instruction codes (quantity, size, and meaning) and dif­
fering address techniques must be accounted for by decoding and encoding 
logic.
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Differing rates of data transfer and the inherent nonsynchronous 
operation of two unrelated devices require control logic to gate the 
appropriate timing pulses and gates of each machine and synchronizing 
circuitry to coordinate the combined operation when operating together 
through an interface. This control logic must also account for the dif­
fering sequences characteristic of each device.
If a device can be called upon to operate by itself or in conjunc­
tion with other equipment and then is interfaced to an additional device, 
the interface must have decision making circuitry to determine if the 
time-shared device is not busy before being operated by the interface. 
If busy, the interface must either wait until a non busy status results 
before operating with the device or interrupt the device and later cause 
the complete restoration of the pre-interrupt status of the device fol­
lowing operation with the interface.
If more than one device is interfaced on a common or bussed l/O 
channel, device selection codes and associated selection circuitry must 
be used to assure usage of the I/O channel by only one device at a time. 
In other words, the l/O channel must be time-shared among the various 
interfaced devices.
In conclusion, the concepts and logic requirements developed in 
this thesis are fundamental to the problem of interfacing arbitrary 
digital devices. For the most part, future interfacing considerations 
will be new in detail rather than concept.
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APPENDIX A 
LOGIC NOTATION
In the detailed analysis given in this thesis of the operational
sequences by which the l/F, LGP-30, and PDP-8/5 perform their specified
functions, it is assumed the reader is familiar with the fundamental
[2]
concepts of logic and its notations. Many notations exist, however the
[1]
particular set chosen for this write-up is as follows;
FUNCTION 8XMBQL DESCRIPTION
AND
OR
A*B
C = A + B
NOT A N B B
DELAY A —  —  B B = Delayed A
FLIP-FLOP
DC Set —  
Set Gate - 
AC Set—
F/F A
AC Reset--
Reset Gate —  
DC Reset---
0
On
Off
(See below) 
Note; if Set Gate 
and/or Reset Gate 
are not shown, 
they are equal 1.
SINGLE-8B0T
DC Set —  
Set Gate- 
AC Set—
S/8 A
0
On
Off
(See below)
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The On output of F/F A is represented by "A" and the Off output is 
represented by "A". When the F/F is On, A = 1 and A = 0. When the F/F is 
Off, k - 0 and A = 1.
To turn the F/F On, two choices are available and are denoted by a 
prime (') or double prime ('') as illustrated below:
A' = DC Set (Al-1)
or A'* = Set Gate*AC Set (AI-2)
To turn the F/F Off, a similar choice exists:
Â' = DC Reset (Al-5)
or A'' = Reset Gate»AC Reset (A1-4)
A number of rules governing the use of equations (Al-l) thru (A1-4) 
are as follows;
(1) An undefined F/F output condition can result if A’ and A' are ac­
tive simultaneously or if A” and A'* are activated simultaneously.
(2) The AC Set and AC Reset inputs differentiate the signals impressed 
upon them. In other words, they respond only to a logic level 
CHANGE from a "0" to a "1" state.
(3) The Set Gate and Reset Gate possess a short memory capacity. For 
example. Set Gate can change from "1" to "0" at the same time as AC 
Set changes from "0" to "1" and still turn the F/F On. (This is a 
fundamental requirement of F/Fs used in a shift register.)
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(4) As a result of (3), It is an inherent characteristic that the Set
Gate (Reset Gate) be "1" prior to the activation of the AC Set (AC
Reset) input if it is desired to operate the F/F. This lead time is 
equivalent to the memory time of the Gate input.
(5) The Single-shot generates a pulse output of fixed duration when
triggered. The "X" on its "O'* input indicates this characteristic.
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A P P E N D IX  P
PDP-8/S CONTROL PROGRAM
*2000 
WDRUM,0 
OLA CLL 
TAD WDRUM 
DCA RDRUM 
TAD DH 
6325 
JMP.-1
JMP DE 
RDRUM,0 
CLA CLL 
TAD DG 
6327 
JMP.-l 
DE, DCA DJ
/DRUM READ/WRITE SUBROUTINE
/DEVICE SELECTION & COMMAND TRANSFER 
/ENTRY FOR WRITE OPERATION
/WRITE+1 => ACC.
/WRITE+1 => RDRUM.
/NOP =>ACC. (SET PROGRAM SW. 1 TO 
/SKIP IF LGP READY & NOT BUSY AND 
/ SET I/F CNTR TO 1.
/ENTRY FOR READ OPERATION
1 )
/JMP DI => ACC. (SET 
/SKIP IF LGP READY & 
/R/W FLAG TO "R" AND 
/NOP OR JMP DI => DJ
PROGRAM SW. 1 TO 0) 
NOT BUSY, SET I/F 
SET I/F CNTR TO 1. 
(STORE PROGRAM SW. 1 )
TAD I
6323 
CLA
I SZ 
TAD 
DCA 
I SZ 
TAD 
CIA 
DCA 
I SZ
6324 
JMP.-l 
DJ,0
RDRUM
RDRUM 
I RDRUM 
DA
RDRUM 
I RDRUM
DCNTR
RDRUM
/ADDRESS TRANSFER 
/LGP-30 ADDR => ACC.
/CLEAR I/F BUFFER, XFER ADDR TO BUFFER 
/INITIATE XFER OF BUFFER TO LGP-30 "R" 
/(RDRUM) = WRITE+2 OR READ+2.
/PDP-8/S ADDR => ACC.
/PDP-8/S ADDR => DA.
/(RDRUM) = WRITE+3 OR READ+3.
/ N => ACC.
/-N => ACC.
/-N => DCNTR.
/(RDRUM) = WRITE+4 OR READ+4.
/SKIP WHEN I/F CNTR ADVANCES TO 2.
/I.E. WHEN ADDR XFER TO "R" REG. ENDS. 
/JUMP TO "DI" IF A READ OPERATION, I.E. 
/ IF PROGRAM SW. 1 = 0.
AND
REG,
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DB,TAD I DA
6323 
CLA
ISZ DA 
DH,NOP 
TAD I DA
6324 
JMP.-l 
6321 
CLA
ISZ DA
NOP
6324
JMP.-l
ISZ DCNTR
JMP DF
6323
JMP I RDRUM 
DF,6322 
JMP DB
/DATA TRANSFER (WRITE DRUM)
/LOAD DATA WORD INTO PDP-8/S ACC. 
/CLEAR I/F BUFFER, XFER DATA WORD 
/ AND INITIATE I/F BUFFER SHIFT. 
/INCREMENT DATA SOURCE ADDR,
/LOAD DATA WORD IN PDP-8/S ACC.
/SKIP WHEN I/F CNTR ADVANCES TO 3,
/ I.E. WHEN BUFFER SHIFT ENDS.
/XFER DATA WORD TO I/F BUFFER REG. AND
/ INITIATE LGP-30 PHASE 3 "HOLD" ORDER. 
/INCREMENT DATA SOURCE ADDR.
/SKIP WHEN LGP-30 PHASE 4 HAS ENDED.
/INCREMENT DOUBLE WORD COUNTER AND 
/ SKIP IF COUNTER = 0.
/RESET I/F SKIP FLAG AND THEN RESET I/F 
/EXIT FROM SUBROUTINE.
/FORCE I/F CNTR TO 2.
DI,6321 
6324 
JMP.-1
6322
DCA I DA 
ISZ DA 
NOP 
6324 
JMP.-1 
ISZ DCNTR 
JMP DC
6323
DCA I DA 
JMP I RDRUM 
DC,6322
DCA I DA 
ISZ DA 
NOP
DG,JMP DI
DCNTR,0 
DA,0
/DATA TRANSFER (READ DRUM)
/INITIATE LGP-30 PHASE 3 "BRING" ORDER. 
/SKIP WHEN LGP-30 PHASE 4 HAS ENDED.
/STROBE DATA WORD INTO PDP-8/S 
/ACC. AND INTIATE BUFFER SHIFT.
/STORE DATA WORD IN PDP-8/S MEMORY. 
/INCREMENT DATA STORE ADDR.
/SKIP WHEN I/F CNTR ADVANCES TO 3,
/ I.E. WHEN BUFFER SHIFT ENDS. 
/INCREMENT DOUBLE WORD CNTR AND 
/ SKIP IF CNTR = 0.
/RESET I/F SKIP FLAG, STROBE DATA WORD 
/INTO PDP-8/S ACC. AND THEN RESET I/F. 
/STORE DATA WORD IN PDP-8/S MEMORY. 
/EXIT FROM SUBROUTINE.
/STROBE DATA WORD INTO PDP-8/S 
/ACC. AND THEN FORCE I/F CNTR TO 2. 
/STORE DATA WORD IN PDP-8/S MEMORY. 
/ I N C R E M E N T  DATA STORE ADDR.
/TEMPORARY PROGRAM STORAGE LOCATIONS 
/DOUBLE WORD COUNTER (-N)
/PDP-8/S DATA ADDR
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/TYPICAL MAINLINE PROGRAM
/ W R I T E  D A T A  O N  D R U M  P R O G R A M
* 1 0 0 0
W R I T E f J M S  I W / J M P  TO D R U M  R E A D / W R I T E  S U B R O U T I N E
W I A 1 , 1 7 0 0  / L G P - 3 0  D A T A  W R I T E  A D D R
W I A2 ,  1020 / P D P - 8 / S  D A T A  S O U R C E  A D D R
W N , 100 /N O .  OF  D O U B L E  12 B I T  W D S  (N)
H L T  / R E T U R N  F R O M  S U B R O U T I N E
/ R E A D  D A T A  F R O M  D R U M  P R O G R A M
* 1 0 1 0
R F A D , J M S  I R / J M P  TO D R U M  R E A D / W R I T E  S U B R O U T I N E
R I A 1 , 1 7 0 0  / L G P - 3 0  D A T A  R E A D  A D D R
R I A 2 , 1400 / P D P - 8 / 5  D A T A  D E S T I N A T I O N  A D D R
R N , 100 /NO. O F  D O U B L E  12 B I T  W D S  (N)
H L T  / R E T U R N  F R O M  S U B R O U T I N E
W , W D R U M  
R , R D R U M
* 1 0 2 0  / D A T A
1 
2
3
4
5
6 
7 
10 
1 1 
12
ETC., O N  UP TO 2 0 0
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APPENDIX C 
Device Selection and Command TMnsfer
WRITE DRUM
Generate an lOT 1 pulse
Generate an lOT k pulse --
/  i/ÿ \
Skip Flag 
\0 n ?
(Yes
No
Set Program Switch 1 On
READ DRUM
Generate an lOT 1 pulse
Generate an lOT 2 pulse --
Generate an lOT k pulse --
X ^ I / F ^
Skip Flag
|Yes
No
Set Program Switch 1 Off
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Address Transfer
69
Load LQP-50 initial data 
source/destination address 
into the AC
Generate an IGT 1 pulse
Generate an IGT 2 pulse
Store PDP-8/S initial data 
source/destination address 
in counter 1
H)( I)( J
Store number of double 12- 
bit words to be transferred 
in counter 2
Generate an IGT H pulse
I/P
Skip Flag 
QnT
Program 
switch 1 
OnT
Yes
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Data Transfer (Write Drum)
Load PDP-8/S data word into 
AC using address specified 
by counter 1
I
Generate an lOT 1 pulse
Generate an IGT 2 pulse
Increment PDP-8/S data 
source address in counter 1
&
H J
70
Load PDP-8/S data word into 
AC using address specified 
by counter 1
Î
Generate an lOT 4 pulse
Generate an lOT 1 pulse
Increment PDP-8/S data
source address in counter 1
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Data Transfer (Write Drum)
JL
Generate an lOf *4 pulse
Decrement the number of 
double 12-bit words to be 
transferred, i.e. counter 8
Generate an lOT 2 pulse -■
Ending Sequence (Write Drum)
Generate an lOT 1 pulse -
Generate an IGT 2 pulse -
EXIT SÜBRGUTIHE
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Data Transfer (Read Drum)
Generate an lOT 1 pulse
Generate an IGT k pulse
Q.
Generate an IGT 2 pulse
Store data word transferred 
to AC, in memory at address 
specified by counter 1
I
Increment counter 1
Generate an IGT k pulse
Decrement the number of 
double 12-bit words to be 
transferred, i.e. counter 2
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Data Transfer (Head Dmm)
xes ^ Counter 2 
0?
Generate an IGT 2 pulse
Store data word transferred 
to AC, in memory at address 
specified by counter 1
♦
Increment counter 1
Ending Sequence (Read Drum)
i
Generate an IGT 1 pulse -
'
Generate an IGT 2 pulse -
Store data word transferred 
to AC, in memory at address 
specified by counter 1
EXIT 80BR0ÜTHIE
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I/p and IXlP-50 Sequences
No
Yes
END
No
END
Ready and Not 
""\Busy?
Set I/F Skip Flag On
Set I/F Cntr Bit 1 On
ate an LSP 
disable the L0P Start sw
Set l/F Busy F/F On, gener- 
signal and
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I/F and LSP-30 Seqttences
75
smy
END
Set the I/F Skip Flag Off
Set the I/F Read/Write F/F 
to Read
Transfer AC hits 0 thru 11 
to I/F Buffer register hits 
25 thru Ik
Clear the I/F Buffer regis­
ter and set the I/F Parity 
  Flag F/F Off ____
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I/F and LSP-30 Sequences
Read
.Write
END
,Yes
Read or Write 
^peration?^
Sign digit time 
■^^ccurring? ^
Set I/F - LGP Synchronizer
Set I/F - LGP Synchronizer
Force LGP-30 "Hold" order 
code (1100) into I/F Buffer 
register hits 29 thru 26
Force LGP-30 "Bring" order 
code (0001) into l/P Buffer 
register bits 29 thru 26
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
77
l/P and LGP--30 Sequences
Cntr = 1 
_ or 2?
Addr digit time 
--Recurring?
No
Yes
Addr digit time 
-^cctîrr îng?
Yes
Ho
Order digit time 
■\ocenrring? ^
Ho
Yes
LGP
Order digit time 
\occ\3rring? ^
Yes
No
Generate an l/F Addr Xfer 
Complete pulse
BHD
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I/F and LC3P-30 Sequences
lo
Yes
Yes
No
Read
,Write
Read or Write 
operation?
Addr digit time 
-^ecurringî ^
Addr digit time 
-^ccurringî
Generate am I/F Buffer 
Shift Complete pulse
Shift the I/F Buffer regis­
ter right with LGP- 50 clock 
pulses
Determine the parity (odd 
or even) of the information 
shifted out of l/F Buffer 
register hit Ik by alter­
nately setting the l/P Par­
ity F/F On and Off for 
each bit transferred
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I/F and LOP-30 Sequences
79
No
'Yes
No
Tes
END
lOP pk 
occurring?
Inhibit the normal copying 
of the LGP-50 A register 
and instead copy I/F Buffer 
register bit 1 into the 
LGP-30 memory. At LGP Order 
digit time, force the re­
cording of a ”1” in I/F 
Buffer register bit I6 if 
the I/F Parity Flag is Off. 
At the end of word time, 
set LGP-30 F/F OS Off.
Copy the Information being 
read frcaa the LGP-30 memory 
into I/F Buffer register 
bit 32 (and into the LGP-30 
A register). Determine the 
parity (odd or even) of the
information by alternately 
setting the I/F Parity Flag 
F/F On and Off for each "1" 
bit transferred. At the end 
Of word time, inhibit the 
normal setting On of LGP-30 
_________F/F 02.
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I/F and LOP-30 Sequences
80
mo
END
ENlf
NO
,Yes
Sign digit time 
-Recurring?
Set I/F Cntr bit 1 Off
Set I/F Synchronizer F/Fs 1 
and 2 Off
Set I/F Initiate LGP 03 
F/F to________
Inhibit the normal recircu­
lation of the LGP-30 R reg­
ister and copy l/F Buffer 
register bit 1% into R.
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I/f ÊOid LGP-50 Sequences
©
Enter 03 at beginning of
word time by setting the
LGP F F/F On
Search for operand address
Enter at beginning of 
word time
Generate an LGP ^ Ccanplete 
pulse
I/F
Read or Write 
operation?
Write
I/F 
Parity Flag 
On?
Set the I/F Parity Error 
F/F On
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l/P and L&P-30 Sequences
82
END
Write
Read
I/P Cntr No
END[Yes
I/F 
Skip Flag 
On?
Imp
Yes
Read or Write 
C^Toeration?
Set I/F Initiate LGP 03 
________ F/F Off________
Generate a Delayed lOT 2 
pulse
Transfer l/F Buffer regis­
ter bits 13 thru 2 to AC 
bits 0 thru 11
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i/f and LGP-50 Sequences
Set I/F Busy F/F Off. Set 
i/f Cntr bits 1 and 2 Off. 
Set I/F Parity Flag, l/F
Parity Error, and l/F Skip 
Flag Off. Set l/F Sync F/Fs 
1 and 2 Off. Reset the l/F 
Buffer register. Set the 
I/F Read/Write F/F to Write 
and enable the LQP-50 Start 
switch.
I/F Power On Sequence
Yes Power
On?
No,
No
Yes,
Set LOP-I/O Busy P/P Off
Enable the IXlP-50 to operate 
as an independent computer
Enable the LQP-50 to operate 
either as an independent 
computer or in conjunction 
with the I /F
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